Introduction
Low power requirement is becoming a critical issue with the increasing integration complexity of modern VLSI. Active and Passive power dissipation has become the leading limiting factor for MOS performance, device reliability and further integration. On the other hand high clock frequencies are the major cause of increased power consumption in case of high performance processors. Clock distribution network of Digital VLSI design , which forms the clock system, alone consumes 30% to 60% of the system power. In the recent trend in which we are going for deep pipelining and frequency scaling, the problem of clock system power dissipation is more severe. Now when we are using portable digital circuit which has limited power budget it is important to reduce the power dissipation of flip flop as well as clock distribution network , to enable us to extend the battery life of battery operated systems. Along with reducing clock system power Dual edge triggering mechanism also reduces the flip-flop latency.
Review and Motivation
While going for power reduction, active and dynamic power dissipation which is the major element of power consumption should be of main concern. The static power component is relatively small but the dynamic power dissipation increases with level of integration and complexity of the system. The clock power dissipation in synchronous VLSI circuits is divided into three major components [1] : 1) Power dissipation in clock net, 2) Power dissipation in clock buffers and 3) Power dissipation in flip-flops.
The total power dissipation of the clock network can be computed as follows: PCLK = VDD 2( fclk( Cclk + Cff,clk )+ fdata.Cff,data) where V DD is the supply voltage, f Clk the clock frequency, f data the average data frequency, C clk the total capacitance related to the clock signal excluding flip-flops, C ffClk the total capacitance related to the clock signal connected to the flipflops, and C ffdata the total capacitance of the flip-flops 
Implementation of Power Efficient FlipFlops
In the first power efficient flip-flop PEFF(1) masterslave latch configuration is taken, which consists of two cascaded latch. In this flip flop master latch is replaced by the pulse generator stage, which is generally the first stage of flip-flop and is a function of the clock and data signals.
The PEFF (1) consists of the SA in the first stage and the slave set-reset (SR) latch in the second stage as shown in Fig.  1 , [2] . Thus PEFF (1) is a flip-flop where the SA stage provides a negative pulse on one of the inputs to the slave latch:Ȓ andŜ or (but not both), depending whether the output Q is to be set or reset. The pulse-generating stage of this flip-flop is the SA described in [3] , [4] . It senses the true and complementary differential inputs. The SA stage produces monotonic transitions from one to zero logic level on one of the outputs, following the leading clock edge. Any subsequent change of the data during the active clock interval will not affect the output of the SA. The SR latch captures the transition and holds the state until the next leading edge of the clock arrives. After the clock returns to inactive state, both outputs of the SA stage assume logic one value. Therefore, the whole structure acts as a flip flop. The third flip-flop PEFF (3) is the modification of previous one in the terms of low switching activity. This is based on the conditional precharge and conditional capture technique [6] which is very efficient to reduce clock system power. This technique is based on the clock gating idea. Flipflops employ clock gating feature a transparent window period that is used to sample the input. In Fig. 3 the PEFF (3) is introduced to reduce redundant power at the internal node. This flip-flop employs a scheme much like the JK-type-flipflop, but it adds one more gate that is switching with the clock. This addition leads to an increase in the power consumed by the clock system, and it may offset the savings gained from reducing the internal redundant switching power. Moreover, employing the double-edge triggered technique will be complicated and the transistor count would increase because it requires the duplication of the NOR gate and other clocked transistors. A revised condition captured flip-flop (imCCFF), Fig. 4 , is proposed to improve the energy-delay-product (EDP). A further enhancement on this flip-flop could be employed to reduce the switching activity on the internal node, which may further improve the EDP. In the next modified flip-flop PEFF [4] , dual edge triggering is also employed along with conditional precharge technique [13] . In the dual edge triggering flip-flop triggers at both positive and negative transition of the clock pulses. In PEFF(4) redundant internal node transitions are reduced. There are three major parts of this flip flop [8] 1) the inverter chain to generate delayed clock signals 2) the front end core to sample data that is based upon sense amplifier flip-flop 3) the SR latch consisted of the two cross-coupled NAND gates. In order to achieve dual edge-triggering, we use an inverter chain to produce delayed clock signals. CLK and CLK3 both are high for a short period of time on the CLK rising edge and so are CLK1 and CLK4 on the CLK falling edge.
For the front-end core, we add two cascading transistors M5 and M8, to implement conditional capturing .If the D input is the same as the Q output, nodes SB and RB stay high and NAND cross-coupled SR latch retains its previous outputs. If the D input is different from the Q output, the outputs of the front end are fed into a SR latch consisting two cross-coupled NAND gates. They convert the falling pulsed SB or RB signals to static Q outputs. The performance of a flip-flop is characterized by Its setup and hold times, propagation delay, and power dissipation. The performance parameters of PEFF are compiled in Table  1 and Table 2 . As shown in the table, PEFF2 depicts the smallest power dissipation while PEFF1 has the largest power dissipation. Flip-flops often show negative setteling time. PEFF4 has the most negative setteling time. PEFF2 has the smallest propagation delay. PEFFl on the other hand has the largest propagation delay followed by PEFF4. Table 2 : Numerical results at 50% data switching activity
Performance Parameters

Variations with Environmental Parameters
Environmental parameters such as Temperature (T), supply voltage (Vdd) and clock and data rise and fall time (T r and T f ) plays a major role in determining the robustness of the flip-flop. In this section sensitivity of flip flop is measured in terms of variation of propagation delay with this parameters. Figure 5 illustrates the propagation delay (t pd ) of PEFF as a function of clock and data rise and fall times. In the ideal case (i.e. zero rise and fall times), PEFFl and PEFF2 have substantially higher propagation delays compared to the other PEFFs. On the other hand, PEFF3 flip-flop exhibits the smallest propagation delay amongst all. As the rise and fall time increase, propagation delays of flip-flops also increases monotonically as is cleared from Fig.5 .
Clock and Data Rise and Fall Times
Supply Voltage
In the battery powered applications insensitivity towards supply voltage are desirable. As is clear from Fig. 6 Transistor delay increases as supply voltage is reduced. Therefore, logic delay is also increased as supply voltage is reduced. As can conclude from Figure 6 , PEFFl and PEFF2 have the highest propagation delay. The other PEFF have relatively smaller propagation delays. PEFF 3 has the smallest propagation delay.
Temperature
Propagation delay increases monotonically as temperature is increased. This is because of mobility degradation at higher temperature. All PEFF exhibit higher propagation delay with increasing temperature (Figure 7 ). 
Conclusion
In this paper we have done the comparison of different Power efficient flip-flops in terms of their performance and robustness. As per the analysis done in this paper PEFF3 is found to have the best performance among the PEFF in the discussion. This is the preliminary analysis and it can be extend further for different parameters. These Power efficient Flip-flops are very useful to incorporate into larger VLSI designs for power saving and robustness.
